

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
4 December 2003 (04.12.2003)

PCT

(10) International Publication Number
WO 03/100790 A1

(51) International Patent Classification⁷: **G11C 16/16**,
16/04, 11/56

(21) International Application Number: PCT/US03/12636

(22) International Filing Date: 22 April 2003 (22.04.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/155,767 24 May 2002 (24.05.2002) US

(71) Applicant: **ADVANCED MICRO DEVICES, INC.**
[US/US]; One AMD Place, Mail Stop 68, Sunnyvale, CA
94088-3453 (US).

(72) Inventors: **LE, Binh, Quang**; 1277 Crestpoint Drive,
San Jose, CA 95131 (US). **HAMILTON, Darlene**; 5824
Ponce Court, San Jose, CA 95120 (US). **TANPAIROJ,**
Kulachet; 948 Wing Place, Palo Alto, CA 94305 (US).


LIU, Zhizheng; 1319 Kingfisher Way #1, Sunnyvale, CA
94087 (US). **HE, Yi**; 3919 Riverbond Terrace, Fremont,
CA 94555 (US). **ZHENG, Wei**; 1180 Lochinvar Avenue,
#67, Sunnyvale, CA 94087 (US). **CHEN, Pau-Ling**;
12974 Arroyo De Arguello, Saratoga, CA 95070 (US).
VANBUSKIRK, Michael; 18653 Vessing Road, Saratoga,
CA 95070 (US).

(74) Agent: **COLLOPY, Daniel, R.**; Advanced Micro Devices,
Inc., One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-
3453 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ,
DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR,
HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR,
LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,
NI, NO, NZ, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK,
SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU,
ZA, ZM, ZW.

[Continued on next page]

(54) Title: METHOD OF ERASING A FLASHING MEMORY USING A PRE-ERASING STEP



(57) Abstract: A method of erasing a sector of flash memory cells wherein a first set of preset pre-erase voltages is applied to the sector of flash memory cells (402). After the first set of preset pre-erase voltages is applied it is determined if another set of preset pre-erase voltages is to be applied to the sector of flash memory cells (410). If another set of preset pre-erase voltages is not to be applied, a standard erase routine is applied to the sector (411).

WO 03/100790 A1



(84) **Designated States (regional):** ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

METHOD OF ERASING A FLASHING MEMORY USING A PRE-ERASING STEP

TECHNICAL FIELD

This invention relates generally to flash memory systems and to a method of erasing flash memory cells used in flash memory systems. In particular this invention relates to dual bit flash memory systems and to a method of erasing a sector of an array of dual bit flash memory cells used in a flash memory system. Even more particularly, this invention relates to dual bit flash memory systems and a method of erasing a sector that provides erase uniformity of all bits in the dual bit flash memory system and that provides an increase in speed of the erase routine.

BACKGROUND ART

Flash memory is a type of electronic memory media that can be rewritten and that will hold its content without consuming power. Flash memory devices generally have life spans from 100K to 300K write cycles. Unlike dynamic random access memory (DRAM) and static random access memory (SRAM) memory chips, in which a single byte can be erased, flash memory is typically erased and written in fixed multi-bit blocks or sectors. Evolving out of electrically erasable read only memory (EEPROM) chip technology, which can be erased in place; flash memory is less expensive and is denser. This new category of EEPROMs has emerged as an important non-volatile memory which combines the advantages of EPROM density with EEPROM electrical erasability.

Conventional flash memories are constructed with a cell structure in which a single bit of information is stored in each cell. In such single bit memory architectures, each cell typically includes a metal oxide semiconductor (MOS) transistor structure having a source, a drain, and a channel in a substrate or P-well, as well as a stacked gate structure overlying the channel. The stacked gate may further include a thin gate dielectric layer (sometimes referred to as a tunnel oxide) formed on the surface of the P-well. The stacked gate also includes a polysilicon floating gate overlying the tunnel oxide and an interpoly dielectric layer overlying the floating gate. The interpoly dielectric layer is often a multi layer insulator such as an oxide-nitride-oxide (ONO) layer having two oxide layers sandwiching a nitride layer. Lastly, a polysilicon control gate overlies the interpoly dielectric layer.

The control gate is connected to a word line associated with a row of such cells to form sectors in a typical NOR configuration. In addition, the drain regions of the cells are connected together by a conductive bit line. The channel of the cell conducts current between the source and drain controlled by an electric field developed in the channel by the stacked gate structure. In the NOR configuration, each drain terminal of the transistors within a single column is connected to the same bit line. In addition, each flash cell has its stacked gate terminal connected to a different wordline and all the flash cells in the array have its source terminals connected to a common source terminal. In operation, individual flash cells are addressed via the respective bitline and wordline using peripheral decoder and control circuitry for programming (writing), reading or erasing.

A single bit stacked gate flash memory cell is programmed by applying a voltage to the control gate and connecting the source to ground and the drain to a predetermined potential above the source. A resulting

high electric field across the tunnel oxide leads to a phenomenon called "Fowler-Nordheim" tunneling. During Fowler-Nordheim tunneling, electrons in the core cell channel region tunnel through the gate oxide into the floating gate and become trapped in the floating gate since the floating gate is surrounded by the interpoly dielectric and the tunnel oxide. As a result of the trapped electrons, the threshold voltage of the cell increases. This change in the threshold voltage (and thereby the channel conductance) of the cell created by the trapped electrons causes the cell to be programmed.

In order to erase a typical single bit stacked gate flash memory cell, a voltage is applied to the source, the control gate is held at a negative potential and the drain is allowed to float. Under these conditions, an electric field is developed across the tunnel oxide between the floating gate and the source. The electrons that are trapped in the floating gate flow toward and cluster at the portion of the floating gate overlying the source region, are extracted from the floating gate and in to the source region by way of Fowler-Nordheim tunneling through the tunnel oxide. The cell is erased as the electrons are removed from the floating gate.

In conventional single bit flash memory devices, erase verification is performed to determine whether each cell in a block or set of cells has been completely erased. Current single bit erase verification methodologies provide for verification of cell erasure and an application of supplemental erases to individual cells that fail initial erase verification. The erase status of the cell is again verified and the process continues until the cell is successfully erased or the cell is determined to be unusable.

Recently, dual bit flash memory cells have been introduced that allow the storage of two bits of information in a single memory cell. The conventional programming and erase verification methods employed with single bit stacked gate architectures are not adequate for such dual bit devices. The dual bit flash memory structures do not utilize a floating gate, such as the ONO flash memory device that employs a polysilicon layer over the ONO layer for providing wordline connections. Techniques that have been developed with conventional single bit flash memory devices do not work well for the new dual bit flash memory cells.

The dual bit flash memory cell uses what is known as a virtual ground architecture in which the source of one bit serves as the drain of an adjacent bit. During read operations the junction nearest the cell being read is the ground terminal and the other side of the cell is the drain terminal. This is called reverse read. The drain is switched during programming and erase back to the nearest junction being the V_{drain} voltage instead of ground, which is used for read and verify operations. A problem with dual bit operation is that since an entire sector of memory cells of the array is block erased a typical flash memory array device cannot support the erase current generated by the relatively large number of cells being simultaneously erased during the double or dual bit erase routing.

Therefore, what is needed is a method of erasing the flash memory cells rapidly and in a way that the charge pump of the memory array device can support the erase current.

DISCLOSURE OF THE INVENTION

According to the present invention, the foregoing and other objects and advantages are achieved by a method of uniformly erasing an entire sector of a dual bit flash memory device having a plurality of sector arrays without exceeding the current available from a standard current supply of the flash memory device.

In accordance with a first aspect of the invention, all the cells in a sector are pre-programmed and all the cells in the sector are pre-erased by application of at least one set of pre-erase voltages.

5 In accordance with a second aspect of the invention, all the cells in the sector are erase verified after the application of the at least one set pre-erase voltages and if all the cells verify as erased all of the cells are subjected to a soft programming routine.

In accordance with a third aspect of the invention, if all the cells do not verify as erased after the pre-erase period, all of the cells are subjected to a standard erase routing.

10 In accordance with a fourth aspect of the invention, the at least one set of pre-erase voltages is a set of preset pre-erase voltages preset by a metal option mask layer applied during the manufacture of the flash memory device or by CAMs (Content Addressable Memories) programmed during testing before shipping.

15 In accordance with a fifth aspect of the invention, after the application of the initial set of preset pre-erase voltages it is determined whether the number of erase pulses has exceeded or not exceeded the number of erase pulses preset for the initial set of preset pre-erase voltages. If not, additional pulses at the initial set of pre-erase voltages are applied to the sector. If the number of applied pulses equals the number of erase pulses preset for the initial set of preset pre-erase voltage, it is determined if another set of preset pre-erase voltages is to be applied. If not, the routine goes to the standard erase routine, if another set of preset pre-erase voltages is to be applied, a next set of preset pre-erase voltages is applied to the sector.

20 In accordance with a sixth aspect of the invention, after the application of the preset sets of pre-erase voltages is complete and if the sector does not verify as erased, the sector is subjected to a standard erase routine.

The described invention thus provides a method of erasing an entire sector of a flash memory device uniformly without decreasing the speed of the erasure and without exceeding the available current from a standard charge pump.

25 The present invention is better understood upon consideration of the detailed description below and in conjunction with the accompanying drawings. As will become readily apparent to those skilled in the art from the following description, there is shown and described an embodiment of the invention simply by way of illustration of the best mode to carry out the invention. As will be realized, the invention is capable of other embodiments and its several details are capable of modifications in various obvious aspects, all without departing from the scope of the invention. Accordingly, the drawings and detailed description will be
30 regarded as illustrative in nature and not as restrictive.

BRIEF DESCRIPTION OF DRAWINGS

35 The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, and further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figure 1 is a side cross-sectional view of an exemplary dual bit memory cell with which various aspects of the present invention may be implemented;

Figure 2A is a schematic showing the interconnections of a portion of an array;

Figure 2B illustrates the problem associated with a method of erasing portions of a sector of flash memory cells;

Figure 3 illustrates a block schematic diagram of a system adapted to carry out various aspects of the invention; and

Figure 4 is a flow diagram illustrating the method of utilizing stepped pre-erase voltages in accordance with the present invention.

10 MODE(S) FOR CARRYING OUT THE INVENTION

Reference is now made in detail to a specific embodiment or specific embodiments of the present invention that illustrate the best mode or modes presently contemplated by the inventors for practicing the invention.

Referring now to the drawings, Figure 1 illustrates an exemplary dual bit memory cell 10 in which one or more of the various aspects of the invention may be carried out. The memory cell 10 comprises a silicon nitride layer 16 sandwiched between a top silicon dioxide layer 14 and a bottom silicon dioxide layer 18 forming what is known as an ONO layer 30. A polysilicon layer 12 resides over the ONO layer 30 and provides a wordline connection to the memory cell 10. A first bitline 32 runs underneath the ONO layer 30 under a first region 4 and a second bitline 34 runs underneath the ONO layer 30 under a second region 6. The bitlines 32 and 34 are formed of a conductive material 24. Boron core implants 20 are provided on both ends of each bitline 32 and 34 where the bitlines meet the bottom silicon dioxide layer 18 or along the entire transistor. The boron core implants are more heavily doped than the P-type substrate 9 and assist in control of the VT of the memory cell 10. The cell 10 resides on a P-type substrate 9 with the conductive portion 24 of the bitlines 32 and 34 formed from an N⁺ arsenic implant, such that a channel 8 is formed across the P-type substrate 9. The memory cell 10 is a single transistor having interchangeable source and drain components formed from the N⁺ arsenic implant portions 24 residing on the P-type substrate region 9 with a gate formed as part of a polysilicon wordline 12.

The silicon nitride layer 16 forms a charge trapping layer. Programming a cell is accomplished by applying appropriate voltages to the bitline acting as the drain terminal, to the gate and grounding the source bitline acting as the source terminal. The voltages generate electrical fields along the channel causing electrons to accelerate and jump from the substrate layer 9 into the layer 16 of nitride, which is known as hot electron injection. Since the electrons gain the most energy at the drain, these electrons become trapped and remain stored in the layer 16 of nitride near the drain. The cell 10 is generally uniform and the drain and source are interchangeable. Since the layer 16 of silicon nitride is non-conducting, a first charge 26 can be injected into the nitride 16 near a first end of the central region 5 and a second charge 28 can be injected into the layer 16 of silicon nitride near a second end of the central region 5. Therefore, if the charge does not move there can be two usable bits per cell instead of one bit per cell.

As previously stated, the first charge 26 can be stored in the layer 16 of silicon nitride at a first end of the central region 5 and the second charge 28 can be stored at the other end of the central region 5 such that two bits can reside per memory cell 10. The dual bit memory cell 10 is symmetrical allowing the drain and the source to be interchangeable. Thus, the first bitline 32 may serve as the drain terminal and the second bitline 34 as the source terminal when programming the left bit C0. Likewise, the second bitline 34 may serve as the drain terminal and the first bitline 32 as the source terminal for programming the right bit C1.

Referring now to Figure 2A, a portion of a sector of cells 200 is shown. The sector is an array of double bit flash memory cells, such as the cells 10 shown and described in Figure 1. The portion of the sector of cells 200 includes a bitline controller 202 and a wordline controller 204 that decode I/Os during various operations that are performed on the sector 200 (e.g., operation such as programming, reading, verifying, erasing). The bitline controller 202 and wordline controller 204 receive address bus information from a system controller (not shown) or the like. Dual bit flash memory cells such as cells 10 are formed in m rows and n columns. A common wordline is attached to the gate of each cell in a row, such as wordlines WL0, WL1, WL2, and WLn. A common bitline is attached to each bit of a cell in a column, such as bitlines BL0, BL1, and BLn.

Figure 2A and Table 1 illustrate one particular set of voltage parameters for performing reading, programming and single sided erases of the dual bit memory cell 10 having the first bit C0 and the second bit C1.

TABLE 1

Operation	Cell	Gate	Bitline 0	Bitline 1	Comment
Read	C0	4.7v	0 v	1.2v	Complimentary bit
Read	C1	4.7v	1.2v	0 v	Normal bit
Program	C0	Vpp	5-6v	0 v	Hot electron
Program	C1	Vpp	0 v	5-6 v	Hot electron
Two-side erase	C1, C0	-3 to -6v	5 to 6v	5 to 6v	Hot hole injection
One-side-erase	C0	-3 to -6v	5 to 6 v	Float	Hot hole injection
One side-erase	C1	-3 to -6v	Float	5 to 6v	Hot hole injection

Figure 2B shows sector 210 of a memory device that has been divided into logical portions 212-218 for reasons that will be discussed below. The boundaries of the portions 212-218 are indicated by lines 220, 222, 224, 226 & 228, which also represent bitlines that are shared by adjacent cells. The memory device has

been divided into the portions 212-218 because if the entire sector is erased, the total erase current flowing in the device will exceed the current available to the device from the typical device charge pump at the standard erase voltage. **Figure 2B** is an illustration of one method of avoiding the high current in which the sector of the memory device is divided into the logical portions 212-218 so that sector can be erased one portion at a time. Although erasing one portion of the sector at a time decreases the current in the memory device during the erase routing, another problem exists. This problem is that some of the bits are one-sided erased while other bits are two-sided erased. The column of cells indicated at 230 shared the bitline represented by line 222 with the column of cells indicated at 232 and the column of cells indicated at 234 shares the bitline represented by line 224 with the column of cells indicated 236. Therefore, each time the portion 212 is erased the column of the bits 238 would also be erased because the gate erase voltage would be applied to the gates of cells (the wordlines are common to all the cells in the sector) in column of the bits 238 and the drain erase voltage would be applied to all the bitlines in portion 212 including the bitline represented by the line 222. Although the intended bits to be erased are in the cells in portion 212 including the cells in column 230, the bits indicated at 238 are also erased. Similarly, the column of the bits 240 would be erased when the portion 214 is erased. Therefore the bits in the column of cells 232 and 240 are one-sided erased while the bits in the remaining columns are two-sided erased. As is known in the art, the non-uniformity of characteristics between bits that are one-sided erased and two-sided erased cause problems in the operation of the memory device.

Figure 3 is a flow diagram of a method of erasing the entire sector of the memory array without dividing the sector of the memory array into logical portions as shown in **Figure 2B** and without exceeding the maximum current available from the memory sector charge pump. The method utilizes a pre-erase routine in which one or more sets of stepped pre-erase voltages is/are applied to the entire sector of the memory array in such a way that the total current during each of the one or more sets of pre-erase voltages is less than the maximum amount of current available from the memory sector charge pump. As should be appreciated, the sets of stepped pre-erase voltages serve to decrease the VT of the cells in steps, which serves to decrease the band-to-band current thus decreasing the current required from the charge pump. As is known, a charge pump can supply more current at lower output voltages.

TABLE 2 lists some of the stepped erase voltages that can be applied to the cells during a pre-erase routine. The number of different sets of pre-erase voltages and the order of application of the sets of pre-erase voltages to be applied to a specific memory device are preset by a mask applied during the manufacture of the memory device or by the programmed CAMs. The number of different sets and the order application of the pre-erase voltages, as well as the number of erase pulses per set of pre-erase voltages is determined during a preproduction characterization routine, either by computer modeling, empirical testing or testing of preproduction samples. For example, the application of only one set of pre-erase pulses may be sufficient for the specific device. Another example is that set 1 (from **TABLE 2** below) of pre-erase pulses would be applied to the device followed either by set 2 or by set 3 or by all three sets. Another example would be that only set 3 would be applied. In addition, the number of pre-erase pulses can vary as preset in the mask. For example, the number of pre-erase pulses could be 1 or more than 1 in each of the sets in **TABLE 2**.

TABLE 2

Set 1 pre-erase pulses	No. of pulses	Vgate = -8V	Vdrain = 5V
Set 2 pre-erase pulses	No. of pulses	Vgate = -7.5V	Vdrain = 5.3V
Set 3 pre-erase pulses	No. of pulses	Vgate = -7V	Vdrain = 5.6V
Standard erase	No. of pulses	Vgate = -6V	Vdrain = 6V

Referring again to Figure 3, the erase routine is started at 300. All of the cells in the sector to be
5 erased are programmed at 302. At step 304, the pre-erase routine in accordance with the present invention
begins and the specific steps will be described in conjunction with Figure 4 below. As indicated at 306, after
the application of each set of pre-erase voltages during the pre-erase routines during step 304 an erase/verify
step is performed and if the sector passes (all cells erased) the standard erase routine at 308 is bypassed and
the routine goes directly to the soft program as indicated at 310. If any of the erase/verify steps at 306 fail
10 (and there are no further pre-erase sets of pre-erase voltages scheduled) the routine then goes to the standard
erase routine at 308 because the band-to-band current has been reduced. After the soft program routine at 310
is completed, the erase routine is considered finished as indicated at 312.

Figure 4 is a flow diagram of the application of the pre-erase routine of the present invention. The
pre-erase routine begins at 400. At 402 a set of pre-erase voltages is applied to the sector of cells. As
15 described above, which set pre-erase voltages from TABLE 3 is preset by a mask during manufacture of the
flash memory device or by programming the CAMs. The number and order of application of the set of pre-
erase voltages, the values of the voltages and the number of pulses of each set of pre-erase pulses are
determined during a precharacterization procedure and can be done empirically, by testing pre-production
samples or by computer modeling using parameters learned from other flash memory devices and depends
20 upon the amount of reduction of the band-to-band current. The applied pre-erase voltages could be the
voltages described as set 1 erase pulses, set 2 erase pulses, set 3 erase pulses. After the application of the
initial set of pre-erase voltages at 402, a verify erase routine is conducted at 404. If the sector verifies as
erased, that is, if the sector passes, the routine bypasses any further pre-erase voltage applications and the
standard erase routine and goes directly to the soft programming routine at 406. If the sector does not pass the
25 verify erase at step 404, it is determined at 408 if the number of erase pulses applied to the sector has
exceeded a preset number of erase pulses preset during the manufacture of the memory device. If the number
of erase pulses has not exceeded the number of preset erase pulses, the routine returns to step 402 where
additional pre-erase pulses at the initial voltages are applied to the sector. If the number of erase pulses has
exceeded the number of preset erase pulses, it is determined at 410 whether another set of pre-erase voltages is
30 to be applied to the sector. As described above, the next set of pre-erase pulses that have been preset are listed
in TABLE 2 and if the initial set of pre-erase pulses are the ones listed as set 1 erase pulse in TABLE 2 the
next set of pre-erase pulses could be the set listed as the set 2, set 3 or all other pulses in TABLE 2. If the
initial set of pre-erase pulses was preset as the set listed as set 2, then the next set could be chosen from the
ones listed as set 3 erase pulse or all other erase pulses in TABLE 3. If it is determined at 410 that no further
35 pre-erase set of voltages is to be applied, the routine goes to the standard erase routine at 411. If it is
determined at 410 that further erase pulses are to be applied, the next set of voltages is applied at 412. A

verify erase routine is conducted at 414. If the sector passes the verify erase routine 414, any further erase routines are bypasses and the sector is subjected to soft programming as indicated at 416. If the sector fails the erase verify routine at 414 it is determined at 418 if the preset number of erase pulses of the next set of voltages has been exceeded. If the preset number of erase pulses has not been exceeded at 418 the routine returns to step 412. If the preset number of erase pulses has been exceeded at 418 the routine goes to step 420 where it is determined if another set of pre-erase voltages is to be applied to the sector. If there is to be another set of pre-erase voltages applied to the sector the routine returns to step 412. If it is determined at 420 there is no further set of pre-erase voltages to be applied the routine goes to step 411 and the standard erase routine is applied to the sector.

In summary, the described invention provides a method of erasing an entire sector of a flash memory device uniformly without decreasing the speed of the erasure and without exceeding the available current from a standard charge pump.

The foregoing description of the embodiment of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Obvious modifications or variations are possible in light of the above teachings. The embodiment was chosen and described to provide the best illustration of the principles of the invention and its practical application to thereby enable one of ordinary skill in the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably entitled.

CLAIMS**What is claimed is:**

1. A method of erasing a sector of a flash memory device, the method comprising:
 - (a) programming all cells in the sector (302);
 - 5 (b) pre-erasing all cells in the sector (304);
 - (c) erase verifying all cells in the sector (306);
 - (d) if all of the cells verify as erased performing a soft program routine (310); and
 - (e) if all of the cells do not verify as erased begin a standard erase routine (312).
- 10 2. The method of Claim 1 wherein step (b) is accomplished by:
 - (f) pre-erasing the sector with an initial set of preset set of voltages (402) wherein the initial preset set of voltages is preset by a mask layer applied during the manufacture of the flash memory device;
 - (g) verifying erase of the sector (404) and if the sector verifies as erased, soft programming the sector (406) otherwise go to step (h);
 - 15 (h) determining if the number of erase pulses applied during step (f) exceeds a preset number of erase pulses for the initial preset set of voltages (408) and if the number of erase pulses do not exceed the preset number of erase pulses for the initial preset set of voltages further applying additional erase pulses (402) otherwise determining if another set of pre-erase voltages is to be applied (410).
- 20 3. The method of Claim 2 wherein step (b) is further accomplished by:
 - (i) pre-erasing the sector with a next preset set of voltages (412) if it is determined that another set of voltages is to be applied to the sector;
 - (j) verifying erase of the sector (414) if the next set of voltages have been applied to the sector and if the sector verifies as erased, soft programming the sector (416) otherwise go to step (k);
 - 25 (k) determining if the number of erase pulses applied during step (i) exceeds a preset number of erase pulses for the next preset set of voltages (418) and if the number of erase pulses do not exceed the preset number of erase pulses for the next preset set of voltages further applying additional erase pulses otherwise determining if another set of pre-erase set of voltages is to be applied.
- 30 4. The method of Claim 3 further comprising:
 - (l) repeating steps (i) through (k) until it is determined that another set of pre-erase set of voltages is not to be applied wherein:
 - (m) a standard erase routine is applied.
- 35 5. The method of Claim 1, wherein said pre-erasing comprises using a pulse with a gate voltage between -6V and -8V.
6. The method of Claim 1, wherein said pre-erasing comprises using a pulse with a drain voltage between 5V and 6V.

7. The method of Claim 1, wherein said pre-erasing comprises using pre-erase voltages determined during a preproduction characterization routine.
- 5 8. The method of Claim 1, wherein said pre-erasing comprises using a set of pre-erase voltages selected from a number of sets of pre-erase voltages.
9. The method of Claim 1, wherein said flash memory device is a dual bit flash memory device.
- 10 10. The method of Claim 1, wherein said flash memory device comprises a virtual ground architecture (210).




Figure 1

2/5




Figure 2A

3/5




Figure 2B

4 / 5




Figure 3

5 / 5




Figure 4

INTERNATIONAL SEARCH REPORT

Internat Application No
PCT/US 03/12636

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G11C16/16 G11C16/04 G11C11/56

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2002/031012 A1 (CHAN JUO-TE ET AL) 14 March 2002 (2002-03-14) paragraphs '0072!-'0081!; figure 2	1
Y		9
A		2-8,10
Y	US 6 147 904 A (LIRON ERAN) 14 November 2000 (2000-11-14) column 1, line 51 -column 2, line 4; figure 2	9
A	US 5 898 621 A (FURUSAWA KAZUNORI ET AL) 27 April 1999 (1999-04-27) column 3, line 62 -column 5, line 36; figure 1	1
	--- -/--	



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

24 July 2003

Date of mailing of the international search report

01/08/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Gaertner, W

INTERNATIONAL SEARCH REPORT

Internat Application No
PCT/US 03/12636

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 959 893 A (SONG BOK NAM) 28 September 1999 (1999-09-28) column 1, line 37-40; figure 2 ---	1
A	US 5 931 563 A (JINBO TOSHIKATSU) 3 August 1999 (1999-08-03) abstract; figure 2 -----	1

INTERNATIONAL SEARCH REPORT

Internat. Application No

PCT/JP 03/12636

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2002031012	A1	14-03-2002	US 6249459 B1	19-06-2001
			US 6198662 B1	06-03-2001
			US 2001015911 A1	23-08-2001
			JP 2001052488 A	23-02-2001
			US 6219281 B1	17-04-2001
US 6147904	A	14-11-2000	NONE	
US 5898621	A	27-04-1999	JP 7320488 A	08-12-1995
			US 5677868 A	14-10-1997
			CN 1149183 A	07-05-1997
			TW 425715 B	11-03-2001
			US 5598368 A	28-01-1997
US 5959893	A	28-09-1999	CN 1172328 A	04-02-1998
			GB 2314952 A , B	14-01-1998
US 5931563	A	03-08-1999	JP 3211869 B2	25-09-2001
			JP 10172291 A	26-06-1998
			KR 262918 B1	01-08-2000